add-memberalign-toparrow-leftarrow-rightbellblockcalendarcamerachatchevron-leftchevron-rightchevron-small-downchevron-upcircle-with-crosscomposecrossfacebookflagfolderglobegoogleimagesinstagramkeylocation-pinmedalmoremuplabelShape 3 + Rectangle 1pagepersonpluspollsImported LayersImported LayersImported LayersshieldstartwitterwinbackClosewinbackCompletewinbackDiscountyahoo




Mountain View, CA

Organizer since:

January 5, 2013

What would you like to get out of this meetup?

1) Improve my SystemVerilog and UVM capabilities? 2) Form a stronger network of other engineers in the field - particularly as a sounding board for how to tackle future issues.

How much experience do you have with SystemVerilog? Don't be modest.

~3 years with SystemVerilog. ~1 year with UVM.

What are the ideal locations/times for you, for such meetups?

I am flexible. Preferably around Mountain View, CA.

Would you or your employer be willing to host an event or provide a projector?


Will you be attending DVCon this year and able to attend a meetup one day?

Yes. Any day.


Hello. My name is Linc. I am looking for others to join with to form a group of SystemVerilog & UVM users. My primary goal with this group is to improve my skills and to meet (face-to-face) other local users for discussions about best practices.

People in this
Meetup are also in:

Sign up

Meetup members, Log in

By clicking "Sign up" or "Sign up using Facebook", you confirm that you accept our Terms of Service & Privacy Policy