addressalign-toparrow-leftarrow-rightbackbellblockcalendarcameraccwcheckchevron-downchevron-leftchevron-rightchevron-small-downchevron-small-leftchevron-small-rightchevron-small-upchevron-upcircle-with-checkcircle-with-crosscircle-with-pluscontroller-playcrossdots-three-verticaleditemptyheartexporteye-with-lineeyefacebookfolderfullheartglobegmailgooglegroupshelp-with-circleimageimagesinstagramFill 1light-bulblinklocation-pinm-swarmSearchmailmessagesminusmoremuplabelShape 3 + Rectangle 1ShapeoutlookpersonJoin Group on CardStartprice-ribbonprintShapeShapeShapeShapeImported LayersImported LayersImported Layersshieldstartickettrashtriangle-downtriangle-uptwitteruserwarningyahoo

Members

Facebook Icon

Who do you know here?

with Facebook to find out who you know in this Meetup.

By clicking "Log in", you confirm that you accept our Terms of Service & Privacy Policy

x
  • Konn D.

    • Joined June 9, 2017
  • Lushan L.

    • Joined May 12, 2013
    • "Lushan Liu is Design Verification Engineer. She obtained BS/MS/PhD all in Computer Engineering. She has been working in microprocessor and analog mixed-signal IC..." 

  • Nandkumar P.

    • Joined December 30, 2014
  • Kartik R.

    • Joined June 14, 2016
  • Vicky D.

    • Joined July 18, 2016
  • Peter

    • Joined March 28, 2014
    • "verification engineer looking to help others and learn too." 

  • js

    • Joined April 23, 2017
  • Abhishek

    • Joined August 27, 2014
    • "Hi, i'm Abhishek Khule graduate student AT San Jose statr university. Im Studing electrical engnieering with specilization in Digital VLSi" 

  • Thom L.

    • Joined August 20, 2014
    • "Bootstrapping a startup right now." 

  • saroj

    • Joined May 3, 2016
  • PARTH G.

    • Joined March 22, 2017
  • Bob C.

    • Joined August 4, 2014
    • "I am an embedded design engineer with extensive experience developing complex FPGAs using VHDL. I am interested in expanding into Verilog." 

  • Kaushik

    • Joined April 3, 2017
  • RezaM

    • Joined May 6, 2013
    • "Have been working in CPU modeling and verification for last 8 years." 

  • Luba

    • Joined January 8, 2013
    • "Hello, I'm Luba. My area of expertise is an FPGA design." 

  • Ajeeth

    • Joined February 22, 2015
    • "I work as a Design Verification Engineer. Been doing verification in UVM/System Verilog. Enthusiastic to learn new things!" 

  • LK J.

    Organizer
    • "Hello. My name is Linc. I am looking for others to join with to form a group of SystemVerilog & UVM users. My primary goal with this group is to improve my..." 

  • Rajesh R.

    • Joined October 13, 2016
  • Carlo

    • Joined December 22, 2014
    • "FPGA Design Engineer" 

  • Deepak

    • Joined January 12, 2017

People in this
Meetup are also in:

Sign up

Meetup members, Log in

By clicking "Sign up" or "Sign up using Facebook", you confirm that you accept our Terms of Service & Privacy Policy