Are High Level Synthesis tools ready for prime time? Interested in targeting your existing “C” to Xilinx All Programmable FPGAs and SoC devices? Learn how to design with Xilinx’s Vivado High Level Synthesis
Xilinx will be joining us to answer this question and introduce you to the Vivado HLS tool, which compiles C, C++ and SystemC into a synthesizable RTL module and enables seamless integration of this module into your preferred Xilinx RTL, block based or MathWorks® Simulink® model based system design environment. Attendees will gain experience on how to accelerate custom IP creation and RTL designs by leveraging existing C, C++ and SystemC specifications to be directly targeted into Xilinx All Programmable FPGA and Zynq™ SoC devices without the need to manually create RTL. The event will focus on how C -synthesis works - scheduling/mapping resources, coding styles/guidelines, demonstration of tool usage and presentation of IP created using Vivado HLS tool.
Joining Xilinx at this event is rENIAC, Inc. rENIAC has developed hardware/software solution for the financial services applications and analytics. rENIAC will demonstrate the use of their technology to accelerate the design and deployment of low latency, high performance financial systems. Use cases for rENIAC technology include real-time market data processing, risk assessment, asset pricing and analytics