San Jose, CAUSA
September 16, 2013
Learn new concepts of UVM/OVM based verification and network with other verification Engineers
approximately 1 and a half years. Working as a Verification Engineer for the last one year
monday to thursday after 6pm
I have completed my Masters in Electrical Engineering specializing in Digital Design and Verification. Currently working as a Junior Design and Verification Engineer.