Skip to content

SystemVerilog and FPGA

Photo of brett hartshorn
Hosted By
brett h.
SystemVerilog and FPGA

Details

lets meet and talk about SystemVerilog and running it on FPGA hardware. I will also introduce the group to my compiler Rusthon, a python-like language that compiles to SystemVerilog.

https://github.com/rusthon/Rusthon

Call Brett's cell if you get lost: 209 472 1701

Photo of High Performance Computing Club group
High Performance Computing Club
See more events
Subway Sandwich
J street and 20th · Sacramento, CA