What we're about

Keep your professional career edge by learning something new.

Our Meetups give you the opportunity to meet with instructors and students so you can learn about all the great professional training we offer here.

Learn practical, high demand skills. We offer 28 professional certificate programs and nearly 400 courses (https://www.ucsc-extension.edu/about/areas-of-study/) in five distinct areas: Technology (https://www.ucsc-extension.edu/about/areas-of-study/technology/), Education (https://www.ucsc-extension.edu/about/areas-of-study/education/), Bioscience (https://www.ucsc-extension.edu/about/areas-of-study/biosciences/), Design (https://www.ucsc-extension.edu/about/areas-of-study/design/), and Business (https://www.ucsc-extension.edu/about/areas-of-study/business/). Visit our beautiful Santa Clara campus building or take online courses. Since we offer open enrollment and new courses start all the time, there's always something new for you. Most of the courses are taught evenings and Saturdays.

International students are welcome and have the opportunity to pursue internships and temporary paid jobs (OPT).

Join us at our regular events to meet instructors and get a sense of the industry and how we prepare you for a successful career.

Call us with questions at (408) 861-3860 or email us at Extension@ucsc.edu.

Here's our homepage: https://www.ucsc-extension.edu/

Upcoming events (4)

Interviewing Skills Workshop

UCSC Silicon Valley Extension

Learn how to prepare and apply the S.T.A.R. method for interviews and prepare for the many types of questions you may be asked in an interview at this hour-long, in-person event with Michael Carmine, a UCSC Extension Career Engagement specialist.

This is a drop-in event hosted by the International and Career Teams at UCSC Extension.

All are welcome!


ASIC Design using OpenROAD

UCSC Silicon Valley Extension

Join us for a free, half-day workshop on the key concepts of an ASIC design physical implementation flow using OpenROAD. OpenROAD delivers a fast, barrier-free, and low-cost RTL-to-GDS, no-human-in-loop flow for design above 12nm and is one of the tools students can work with in UCSC Silicon Valley Extension VLSI Engineering program courses
Knowing how to use open EDA tools boosts your career prospects in the exponentially growing semiconductor industry!
In this workshop, you’ll:

  • Explore the design space for QoR estimation and implementation.
  • Analyze key design parameters early in the RTL design phase for fast convergence to performance, power, and area targets.
  • Leverage the cloud and other collaborative tools to optimize computational resources for fast run times and efficiency.

Workshop Topics

  • < 24 hrs, No-human-in-loop, RTL to GDS flow in OpenROAD
  • RTL architectural exploration for a good floorplan
  • Timing analysis using OpenSTA
  • Incremental design optimization
  • Verifying your design - DRC and LVS checks
  • Using metrics to track QoR improvements
  • OpenROAD applications

Who should attend?

  • Students of digital design, verilog design, physical design, and timing closure courses
  • Experienced professionals working in the VLSI chip design space looking to upskill
  • Hardware designers looking to innovate at the systems level
  • Software engineers seeking to learn hardware design and leverage tools for design productivity in a semiconductor design team


  • Matt Liberty, V.P of Engineering, Precision Innovations Inc.
  • Indira Iyer Almeida, Head of User Experience and Outreach, Precision Innovations Inc.

This event is co sponsored by the UCSC Silicon Valley Extension VLSI Engineering program.


ML/AI Approach to Design Implementation

UCSC Silicon Valley Extension

We will talk briefly about how Cadence applies its underlying Intelligent System Design™ strategy to deliver software, hardware, and IP that turn design concepts into reality.

We will then take a deep dive into Cadence Cerebrus, an AI-enabled chip design optimization tool that provides improved power, performance and area along with a 10x to 20x productivity boost by leveraging machine learning for synthesis, place, and route.

Sajan Sahili, MSEE, Principal Product Engineer at Cadence Design Systems
Sajan supports the Digital Signoff group products. She joined Cadence as an intern about eight years ago and is involved in customer engagements for Innovus. She works to debug design issues to achieve the best performance of chips and identifies enhancements needed for Cadence tools. She also works on Cerebrus enablement and has led many successful Cerebrus engagements for key customers achieving and exceeding power, area, and timing goals. In her personal life, she is the mother to a four-legged fur ball and likes to travel and read fiction.

This event is sponsored by the VLSI Engineering certificate program at UCSC Silicon Valley Extension and is one of a series of VLSI workshops scheduled for 2023.

To keep up with VLSI events, please join our LinkedIn Group—VLSI Chip Design Silicon Valley—UCSC Extension, or sign up for our bi-monthly newsletter.


Destination Silicon Valley Startup Bootcamp

UCSC Silicon Valley Extension


10 Days in Silicon Valley to change your life.

Together with TiE Global we've launched Destination Silicon Valley, a new business accelerator program to propel startup entrepreneurs to their next level.

You'll get personalized mentorship with Silicon Valley CEOs, investors, and business leaders, while you build out your vision for a successful venture.

• Sharpen your business model.
• Execute your plan.
• Perfect your pitch.

Limited enrollment.

Learn more about this new bootcamp at https://www.ucsc-extension.edu/…/destination-silicon-valley/


Past events (260)

Programming with Rust

This event has passed